

FORM PTO-1449

## INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.  
SP038.C5 (1397.0140005)APPLICATION NO.  
To Be Assigned 10/815,742FIRST NAMED INVENTOR  
WANG et al.FILING DATE  
April 2, 2004ART UNIT  
To Be Assigned

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
RUE	AA1	4,626,989	12/02/1986	Torii	—	—	—
RUE	AB1	4,675,806	06/23/1987	Uchida	—	—	—
RUE	AC1	4,722,049	01/26/1988	Lahti	—	—	—
RUE	AD1	4,807,115	02/21/1989	Tornig	—	—	—
RUE	AE1	4,823,201	04/18/1989	Simon et al.	—	—	—
RUE	AF1	4,903,196	02/20/1990	Pomerene et al.	—	—	—
RUE	AG1	4,942,525	07/17/1990	Shintani et al.	—	—	—
RUE	AH1	5,067,069	11/19/1991	Fite et al.	—	—	—
RUE	AI1	5,072,364	12/10/1991	Jardine et al.	—	—	—
RUE	AJ1	5,109,495	04/28/1992	Fite et al.	—	—	—
RUE	AK1	5,125,083	06/23/1992	Fite et al.	—	—	—

## FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL1	WO 88/09035	11/1988	<del>PCT</del> WIPO	—	—	Yes No
	AM1	0 515 166	11/1992	<del>EP</del> EPO	—	—	Yes No
RUE	AN1	H2-48732	02/19/1990	Japan	—	—	Yes No

## OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

RUE	AO	1	Acosta, R. D. et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors," <i>IEEE Transactions On Computers</i> , IEEE, Vol. C-35, No. 9, pp. 815-828 (September 1986).
RUE	AP	1	Agerwala, T. and Cocke, J., "High Performance Reduced Instruction Set Processors," IBM Research Division, pp. 1-61 (March 31, 1987).
RUE	AR	1	Butler, M. and Patt, Y., "An Improved Area-Efficient Register Alias Table for Implementing HPS," University of Michigan, Ann Arbor, Michigan, 24 pages (January 1990).
RUE	AS	1	Butler, M. et al., "Single Instruction Stream Parallelism Is Greater than Two," <i>Proceedings of the 18th Annual International Symposium on Computer Architecture</i> , ACM, pp. 276-286 (May 1991).
RUE	AT	1	Charlesworth, A.E., "An Approach to Scientific Array Processing: The Architectural Design of the AP-T20B/FPS-164 Family," <i>Computer</i> , IEEE, Vol. 14, pp. 18-27 (September 1981).

EXAMINER Richard Ellis

DATE CONSIDERED 10/14/2004

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

FORM PTO-1449

## INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.  
SP038.C5 (1397.0140005)APPLICATION NO.  
To Be Assigned 10/815,742FIRST NAMED INVENTOR  
WANG et al.FILING DATE  
April 2, 2004ART UNIT  
To Be Assigned

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
RUE	AA2	5,148,536	09/15/1992	Witek et al.	—	—	—
RUE	AB2	5,167,026	11/24/1992	Murray et al.	—	—	—
RUE	AC2	5,179,673	01/12/1993	Steely, Jr. et al.	—	—	—
RUE	AD2	5,197,132	03/23/1993	Steely, Jr. et al.	—	—	—
RUE	AE2	5,214,763	03/25/1993	Blaner et al.	—	—	—
RUE	AF2	5,222,240	06/22/1993	Patel	—	—	—
RUE	AG2	5,226,126	07/06/1993	McFarland et al.	—	—	—
RUE	AH2	5,230,068	07/20/1993	Van Dyke et al.	—	—	—
RUE	AI2	5,251,306	10/05/1993	Tran	—	—	—
RUE	AJ2	5,317,720	05/31/1994	Stamm et al.	—	—	—
RUE	AK2	5,345,569	09/06/01994	Tran	—	—	—

## FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
RUE	AL2	H4-96132	03/27/1992	Japan	—	—	Yes No
RUE	AM2	H6-19707	01/28/1994	Japan	—	—	Yes No
—	AN2						Yes No

## OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

RUE	AO	2	Colwell, R.P. et al., "A VLIW Architecture for a Trace Scheduling Compiler," <i>Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems</i> , ACM, pp. 180-192 (October 1987).				
RUE	AP	2	Dwyer, H, <i>A Multiple, Out-of-Order Instruction Issuing System for Superscalar Processors</i> , UMI, pp. 1-249 (August 1991).				
RUE	AR	2	Foster, C.C. and Riseman, E.M., "Percolation of Code to Enhance Parallel Dispatching and Execution," <i>IEEE Transactions On Computers</i> , IEEE, pp. 1411-1415 (December 1971).				
RUE	AS	2	Gee, J. et al., "The Implementation of Prolog via VAX 8600 Microcode," <i>Proceedings of Micro 19</i> , IEEE, October 1986, pp.68-74.				
RUE	AT	2	Gross, T.R. and Hennessy, J.L., "Optimizing Delayed Branches," <i>Proceedings of the 5th Annual Workshop on Microprogramming</i> , IEEE, pp. 114-120 (October 5-7, 1982).				

EXAMINER Richard Ellis

DATE CONSIDERED 10/14/2004

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

FORM PTO-1449

## INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.  
SP038.C5 (1397.0140005)APPLICATION NO.  
To Be Assigned 10/815,747FIRST NAMED INVENTOR  
WANG et al.FILING DATE  
April 2, 2004ART UNIT  
To Be Assigned

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
RUE	AA3	5,355,457	10/11/1994	Shebanow et al.	—	—	—
RUE	AB3	5,367,660	11/22/1994	Gat et al.	—	—	—
RUE	AC3	5,390,355	02/14/1995	Horst	—	—	—
RUE	AD3	5,398,330	03/14/1995	Johnson	—	—	—
RUE	AE3	5,430,888	07/04/1995	Witek et al.	—	—	—
RUE	AF3	5,442,757	08/15/1995	McFarland et al.	—	—	—
RUE	AG3	5,487,156	01/23/1996	Popescu et al.	—	—	—
RUE	AH3	5,560,032	09/24/1996	Nguyen et al.	—	—	—
RUE	AI3	5,561,776	10/01/1996	Popescu et al.	—	—	—
RUE	AJ3	5,568,624	10/22/1996	Sites et al.	—	—	—
RUE	AK3	5,574,927	11/12/1996	Scantlin	—	—	—

## FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL3						Yes No
	AM3						Yes No
	AN3						Yes No

## OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

RUE	AO	3	Hennessy, J.L. and Patterson, D.A., <i>Computer Architecture: A Quantitative Approach</i> , Morgan Kaufmann Publishers, pp. xi-xv, 257-278, 290-314 and 449 (1990).				
RUE	AP	3	Hwu, W-M. W. and Patt, Y.N., "Checkpoint Repair for High-Performance Out-of-Order Execution Machines," <i>IEEE Trans. On Computers</i> , IEEE, Vol. C-36, No. 12, pp. 1496-1514 (December 1987).				
RUE	AR	3	Hwu, W. and Patt, Y., "Design Choices for the HPSm Microprocessor Chip," <i>Proceedings of the Twentieth Annual Hawaii International Conference on System Sciences</i> , pp. 330-336 (1987).				
RUE	AS	3	Hwu, W-M. W. and Chang, P.P., "Exploiting Parallel Microprocessor Microarchitectures with a Compiler Code Generator," <i>Proceedings of the 15th Annual Symposium on Computer Architecture</i> , IEEE, pp. 45-53 (June 1988).				
RUE	AT	3	Hwu, W-M. et al., "An HPS Implementation of VAX: Initial Design and Analysis," <i>Proceedings of the Nineteenth Annual Hawaii International Conference on System Sciences</i> , pp. 282-291 (1986).				

EXAMINER

Richard Ellis

DATE CONSIDERED

10/14/2004

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

FORM PTO-1449

## INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.  
SP038.C5 (1397.0140005)APPLICATION NO.  
To Be Assigned

10/815,742

FIRST NAMED INVENTOR  
WANG et al.FILING DATE  
April 2, 2004ART UNIT  
To Be Assigned

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
RUE	AA4	5,592,636	01/07/1997	Popescu et al.	—	—	—
RUE	AB4	5,625,837	04/29/1997	Popescu et al.	—	—	—
RUE	AC4	5,627,983	05/06/1997	Popescu et al.	—	—	—
RUE	AD4	5,630,149	05/13/1997	Bluhm	—	—	—
RUE	AE4	5,651,125	07/22/1997	Witt et al.	—	—	—
RUE	AF4	5,708,841	01/13/1998	Popescu et al.	—	—	—
RUE	AG4	5,768,575	06/16/1998	McFarland et al.	—	—	—
RUE	AH4	5,778,210	07/07/1998	Henstrom et al.	—	—	—
RUE	AI4	5,797,025	08/18/1998	Popescu et al.	—	—	—
RUE	AJ4	5,826,055	10/20/1998	Wang et al.	—	—	—
RUE	AK4	5,832,205	11/03/1998	Kelly et al.	—	—	—

## FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
/	AL4						Yes No
/	AM4						Yes No
/	AN4						Yes No

## OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

RUE	AO	4	Hwu, W-M. and Patt, Y.N., "HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality," <i>Proceedings from ISCA-13</i> , IEEE, pp. 297-306 (June 2-5, 1986).				
RUE	AP	4	Hwu, W. and Patt, Y., "HPSm2: A Refined Single-Chip Microengine," <i>HICSS '88</i> , IEEE, pp. 30-40 (1988).				
RUE	AR	4	<i>IBM Journal of Research and Development</i> , IBM, Vol. 34, No. 1, pp. 1-70 (January 1990).				
RUE	AS	4	Johnson, M. <i>Superscalar Microprocessor Design</i> , Prentice-Hall, pp. vii-xi and 87-125 (1991).				
RUE	AT	4	Johnson, W. M., <i>Super-Scalar Processor Design</i> , (Dissertation), 134 pages (1989).				

EXAMINER

Richard Ellis

DATE CONSIDERED

10/14/2004

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

FORM PTO-1449

## INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.  
SP038.C5 (1397.0140005)APPLICATION NO.  
To Be Assigned

10/815,742

FIRST NAMED INVENTOR  
WANG et al.FILING DATE  
April 2, 2004ART UNIT  
To Be Assigned

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
RUE	AA5	5,832,293	11/03/1998	Popescu et al.	—	—	—
RUE	AB5	6,131,157	10/10/2000	Wang et al.	—	—	—
RUE	AC5	6,412,064	06/25/2002	Wang et al.	—	—	—
RUE	AD5	5,961,629	10/05/1999	Nguyen et al.	—	—	—
	AE5						
	AF5						
	AG5						
	AH5						
	AI5						
	AJ5						
	AK5						

## FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL5						Yes No
	AM5						Yes No
	AN5						Yes No

## OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

RUE	AO	5	Jouppi, N.P. and Wall, D.W., "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines," <i>Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems</i> , ACM, pp. 272-282 (April 1989).
RUE	AP	5	Keller, R.M., "Look-Ahead Processors," <i>Computing Surveys</i> , ACM, Vol. 7, No. 4, pp. 177-195 (December 1975).
RUE	AR	5	Lightner, B.D. and Hill, G., "The Metaflow Lightning Chipset", <i>Comcon Spring 91</i> , IEEE, pp. 13-18 (February 25 - March 1, 1991).
RUE	AS	5	Patt, Y.N. et al., "Critical Issues Regarding HPS, A High Performance Microarchitecture", <i>Proceedings of 18th Annual Workshop on Microprogramming</i> , IEEE, pp. 109-116 (December 3-6, 1985).
RUE	AT	5	Hwu et al., "Experiments with HPS, a Restricted Data Flow Microarchitecture for High Performance Computers," <i>COMPCON 86</i> , IEEE, pp. 254-258 (1986).

EXAMINER Richard Ellis

DATE CONSIDERED

10/14/2004

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

FORM PTO-1449

INFORMATION DISCLOSURE STATEMENTATTY. DOCKET NO.  
SP038.C5 (1397.0140005)APPLICATION NO.  
To Be Assigned

10/815,742

FIRST NAMED INVENTOR  
WANG et al.FILING DATE  
April 2, 2004ART UNIT  
To Be Assigned**U.S. PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA6						
	AB6						
	AC6						
	AD6						
	AE3						
	AF6						
	AG6						
	AH6						
	AI6						
	AJ6						
	AK6						

**FOREIGN PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL6						Yes No
	AM6						Yes No
	AN6						Yes No

**OTHER (Including Author, Title, Date, Pertinent Pages, etc.)**

RUE	AO	6	Patt, Y.N. et al., "HPS, A New Microarchitecture: Rationale and Introduction", <i>The 18<sup>th</sup> Annual Workshop on Microprogramming</i> , Pacific Grove, CA, December 3-6, 1985, IEEE Computer Society Order No. 653, pp. 103-108.
RUE	AP	6	Patt et al., "Run-Time Generation of HPS Microinstructions From a VAX Instruction Stream," <i>Proceedings of MICRO 19 Workshop</i> , New York, pp. 75-81 (October 1986).
RUE	AR	6	Peleg, A. and Weiser, U., "Future Trends in Microprocessors: Out-of-Order Execution, Speculative Branching and their CISC Performance Potential", IEEE, pp. 263-266 (1991).
RUE	AS	6	Pleszkun, A.R. and Sohi, G.S., "The Performance Potential of Multiple Functional Unit Processors," <i>Proceedings of the 15th Annual Symposium on Computer Architecture</i> , IEEE, pp. 37-44 (June 1988).
RUE	AT	6	Pleszkun, A.R. et al., "WISQ: A Restartable Architecture Using Queues," <i>Proceedings of the 14th International Symposium on Computer Architecture</i> , ACM, pp. 290-299 (June 1987).

EXAMINER

Richard Ellis

DATE CONSIDERED

10/14/2004

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

FORM PTO-1449

## INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.  
SP038.C5 (1397.0140005)APPLICATION NO.  
To Be Assigned

10/815,742

FIRST NAMED INVENTOR  
WANG et al.FILING DATE  
April 2, 2004ART UNIT  
To Be Assigned

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA7						
	AB7						
	AC7						
	AD7						
	AE7						
	AF7						
	AG7						
	AH7						
	AI7						
	AJ7						
	AK7						

## FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL7						Yes
							No
	AM7						Yes
							No
	AN7						Yes
							No

## OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

RUE	AO	Z	Popescu, V. et al., "The Metaflow Architecture", <i>IEEE Micro</i> , IEEE, Vol. 11, No.3, pp. 10-13 and 63-73 (June 1991).
RUE	AP	Z	Smith, J.E. and Pleszkun, A.R., "Implementation of Precise Interrupts in Pipelined Processors," <i>Proceedings of the 12th Annual International Symposium on Computer Architecture</i> , IEEE, pp. 36-44 (June 1985).
RUE	AR	Z	Smith, M.D. et al., "Limits on Multiple Instruction Issue," <i>Computer Architecture News</i> , ACM, No. 2, pp. 290-302 (April 3-6, 1989).
RUE	AS	Z	Sohi, G.S. and Vajapeyam, G.S., "Instruction Issue Logic For High-Performance, Interruptable Pipelined Processors," <i>Conference Proceedings of the 14th Annual International Symposium on Computer Architecture</i> , pp. 27-34 (June 2-5, 1987).
RUE	AT	Z	Thornton, J.E., <i>Design of a Computer: The Control Data 6600</i> , Control Data Corporation, pp. 57-140 (1970).

EXAMINER

Richard Ellis

DATE CONSIDERED

10/14/2004

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

FORM PTO-1449

## INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.  
SP038.C5 (1397.0140005)APPLICATION NO.  
To Be Assigned

10/8/15,742

FIRST NAMED INVENTOR  
WANG et al.FILING DATE  
April 2, 2004ART UNIT  
To Be Assigned

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA8						
	AB8						
	AC8						
	AD8						
	AE8						
	AF8						
	AG8						
	AH8						
	AI8						
	AJ8						
	AK3						

## FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL8						Yes No
	AM8						Yes No
	AN8						Yes No

## OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

RUE	AO	8	Tjaden, G.S. and Flynn, M.J., "Detection and Parallel Execution of Independent Instructions," <i>IEEE Trans. On Computers</i> , IEEE, Vol. C-19, No. 10, pp. 889-895 (October 1970).
RUE	AP	8	Tjaden, G.S., <i>Representation and Detection of Concurrency Using Ordering Matrices</i> , (Dissertation), UMI, pp. 1-199 (1972).
RUE	AR	8	Tjaden et al., "Representation of Concurrency with Ordering Matrices," <i>IEEE Transactions On Computers</i> , IEEE, Vol. C-22, No. 8, pp. 752-761 (August 1973).
RUE	AS	8	Tomasulo, R.M., "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," <i>IBM Journal</i> , IBM, Vol. 11, pp. 25-33 (January 1967).
RUE	AT	8	Uhl, A.K., "An Efficient Hardware Algorithm to Extract Concurrency From General-Purpose Code," <i>Proceedings of the 19th Annual Hawaii International Conference on System Sciences</i> , HICSS, pp. 41-50 (1986).

EXAMINER

Richard Ellis

DATE CONSIDERED

10/14/2004

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.



FORM PTO-1449

## INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.  
SP038.C5 (1397.0140005)APPLICATION NO.  
To Be Assigned

10/815,742

FIRST NAMED INVENTOR  
WANG et al.FILING DATE  
April 2, 2004ART UNIT  
To Be Assigned

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA9						
	AB9						
	AC9						
	AD9						
	AE9						
	AF9						
	AG9						
	AH9						
	AI9						
	AJ9						
	AK9						

## FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL9						Yes
							No
	AM9						Yes
							No
	AN9						Yes
							No

## OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

RUE	AO	9	Uvieghara, G.A. et al., "An Experimental Single-Chip Data Flow CPU," <i>Symposium on ULSI Circuits Design Digest of Technical Papers</i> , 2 pages (May 1990).
RUE	AP	9	Uvieghara, G.A. et al., "An Experimental Single-Chip Data Flow CPU," <i>IEEE Journal of Solid-State Circuits</i> , IEEE, Vol. 27, No. 1, pp. 17-28 (January 1992).
RUE	AR	9	Wedig, R.G., <i>Detection of Concurrency In Directly Executed Language Instruction Streams</i> , (Dissertation), UMI, pp. 1-179 (June 1982).
RUE	AS	9	Weiss, S. and Smith, J.E., "Instruction Issue Logic in Pipelined Supercomputers," <i>IEEE Trans. on Computers</i> , IEEE, Vol. C-33, No. 11, pp. 77-86 (November 1984).
RUE	AT	9	Wilson, J.E. et al., "On Tuning the Microarchitecture of an HPS Implementation of the VAX," <i>Proceedings of the 20th Annual Workshop on Microprogramming</i> , IEEE Computer Society, pp. 162-167 (December 1-4, 1987).

EXAMINER

Richard Ellis

DATE CONSIDERED

10/14/2004

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

FORM PTO-1449

## INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.  
SP038.C5 (1397.0140005)APPLICATION NO.  
To Be Assigned

10/819,742

FIRST NAMED INVENTOR  
WANG et al.FILING DATE  
April 2, 2004ART UNIT  
To Be Assigned

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA10						
	AB10						
	AC10						
	AD10						
	AE10						
	AF10						
	AG10						
	AH10						
	AI10						
	AJ10						
	AK10						

## FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL10						Yes No
	AM10						Yes No
	AN10						Yes No

## OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

RCE	AO	<u>10</u>	Notice of Reasons For Rejection, dated November 5, 2003, issued in Japanese Patent Application No. H5-519128 (3 pages) with English translation (4 pages)				
	AP	<u>10</u>					
	AR	<u>10</u>					
	AS	<u>10</u>					
	AT	<u>10</u>					

EXAMINER Richard EllisDATE CONSIDERED 10/14/2004

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.